

MEG-02-015

10/685,872

Amendments to the Claims

This listing of the Claims will replace all prior versions and listings of the claims in this patent application.

Listing of the Claims

Claim 1-121. (canceled)

122. (previously presented) A circuitry component comprising:

- a first intra-chip driver or receiver;
- a second intra-chip driver or receiver;
- a first metallization structure;
- a passivation layer over said first metallization structure; and
- a second metallization structure over said passivation layer, wherein said second metallization structure connects said first intra-chip driver or receiver and said second intra-chip driver or receiver.

123. (previously presented) The circuitry component of Claim 122, wherein said passivation layer comprises a topmost nitride layer of said circuitry component.

124. (previously presented) The circuitry component of Claim 122, wherein said passivation layer comprises a topmost oxide layer of said circuitry component.

MEG-02-015

10/685,872

125. (previously presented) The circuitry component of Claim 122, wherein said passivation layer comprises a topmost CVD insulating layer of said circuitry component.

Claim 126. (canceled)

127. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit address signals.

128. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit data signals.

129. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit logic signals.

130. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit analog signals.

131. (currently amended) The circuitry component of Claim 122, wherein said second interconnecting metallization structure is used to transmit clock signals.

132. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit a power voltage.

MEG-02-015

10/685,872

133. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit a ground voltage.

134. (previously presented) The circuitry component of Claim 122 further comprising an off-chip driver, receiver or I/O circuit and an external connection, wherein said external connection is connected to said off-chip driver, receiver or I/O circuit, and said second metallization structure connects said off-chip driver, receiver or I/O circuit, said first intra-chip driver or receiver, and said second intra-chip driver or receiver.

135. (previously presented) The circuitry component of Claim 134 further comprising an ESD circuit connected to said external connection.

136. (previously presented) The circuitry component of Claim 122 is a semiconductor chip.

137. (previously presented) The circuitry component of Claim 122 is a semiconductor wafer.

138. (previously presented) The circuitry component of Claim 122, wherein said second metallization structure is used to transmit a signal output from a voltage regulator.

Claim 139. (canceled)

140. (previously presented) A circuitry component comprising:

a semiconductor circuit;

an intra-chip driver or receiver;

MEG-02-015

10/685, 872

an off-chip driver, receiver or I/O circuit;
a first metallization structure connecting said semiconductor circuit and said intra-chip driver or receiver;
an external connection connected to said off-chip driver, receiver or I/O circuit;
a passivation layer over said first metallization structure; and
a second metallization structure over said passivation layer, wherein said second metallization structure connects said intra-chip driver or receiver and said off-chip driver, receiver or I/O circuit.

141. (previously presented) The circuitry component of Claim 140, wherein said passivation layer comprises a topmost nitride layer of said circuitry component.

142. (previously presented) The circuitry component of Claim 140, wherein said passivation layer comprises a topmost oxide layer of said circuitry component.

143. (previously presented) The circuitry component of Claim 140, wherein said passivation layer comprises a topmost CVD insulating layer of said circuitry component.

Claim 144. (canceled)

145. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit address signals.

MEG-02-015

10/685,872

146. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit data signals.

147. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit logic signals.

148. (new) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit analog signals.

149. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit clock signals.

150. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit a power voltage.

151. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit a ground voltage.

Claim 152. (canceled)

153. (previously presented) The circuitry component of Claim 140 further comprising an ESD circuit connected to said external connection.

154. (previously presented) The circuitry component of Claim 140 is a semiconductor chip.

MEG-02-015

10/685, 872

155. (previously presented) The circuitry component of Claim 140 is a semiconductor wafer.

156. (previously presented) The circuitry component of Claim 140, wherein said second metallization structure is used to transmit a signal output from a voltage regulator.

Claims 157-159. (canceled)

160. (previously presented) A method of fabricating an electronic component, comprising:

providing a semiconductor wafer comprising a first intra-chip driver or receiver, a second intra-chip driver or receiver, a first metallization structure and a passivation layer, said passivation layer being over said first metallization structure; and

forming a second metallization structure over said passivation layer, wherein said second interconnecting structure connects said first intra-chip driver or receiver and said second intra-chip driver or receiver.

161. (previously presented) The method of Claim 160, wherein said passivation layer comprises a nitride layer.

162. (previously presented) The method of Claim 160, wherein said passivation layer comprises an oxide layer.

163. (previously presented) The method of Claim 160, wherein said passivation layer comprises an insulating layer formed using a CVD process.

MEG-02-015

10/685,872

164. (previously presented) The method of Claim 160, wherein said forming said second metallization structure comprises electroplating.

165. (previously presented) The method of Claim 160, wherein said forming said second metallization structure comprises sputtering.

166. (previously presented) A method of fabricating an electronic component, comprising:
providing a semiconductor wafer comprising a semiconductor circuit, an intra-chip driver or receiver, an off-chip driver, receiver or I/O circuit, a first metallization structure, an external connection and a passivation layer, said first metallization structure connecting said intra-chip driver or receiver and said semiconductor circuit, said external connection being connected to said off-chip driver, receiver or I/O circuit, and said passivation layer being over said first metallization structure; and

forming a second metallization structure over said passivation layer, wherein said second metallization structure connects said intra-chip driver or receiver and said off-chip driver, receiver or I/O circuit.

167. (previously presented) The method of Claim 166, wherein said passivation layer comprises a nitride layer.

168. (previously presented) The method of Claim 166, wherein said passivation layer comprises an oxide layer.

MEG-02-015

10/685, 872

169. (previously presented) The method of Claim 166, wherein said passivation layer comprises an insulating layer formed using a CVD process.

170. (previously presented) The method of Claim 166, wherein said forming said second metallization structure comprises electroplating.

171. (previously presented) The method of Claim 166, wherein said forming said second metallization structure comprises sputtering.